MICROPROCESSORS AND MICROSYSTEMS

Volume Indices 26 (2002)

Issue 1 pp 1–48
Issue 2 pp 51–95
Issue 3 pp 97–147
Issue 4 pp 151–198
Issue 5 pp 199–252
Issue 6 pp 253–300
Issue 7 pp 301–339
Issue 8 pp 341–398
Issues 9-10 pp 399–474

Article index

Number 1

Parallel implementation of video encoder on quad DSP system
O. Lehtoranta, T. Hämäläinen, V. Lappalainen, J. Mustonen 1

PRONTO: a system for mobile robot navigation via CAD-model guidance
A. Gasteratos, C. Beltran, G. Metta, G. Sandini 17

A 6.7kbps vector sum excited linear prediction on TMS320C54X digital signal processor
K. N. Dharani Kumar, K. M. M. Prabhu, P. C. W. Sommen 27

A parallel solution to linear systems
Y. F. Fung, M. F. Ercan, T. K. Ho, W. L. Cheung 39

A CAD-oriented analytical model for frequency-dependent series resistance and inductance of microstrip on-chip interconnect on silicon substrate
H. Ymeri, B. Nauwelaers, K. Maex, S. Vandenberghe, D. De Roest 45

Number 2

A performance evaluation of cache injection in bus-based shared memory multiprocessors
A. Milenkovic, V. Milutinovic 51

Performance analysis of a selectively compressed memory system
J.-S. Lee, S.-D. Kim, C. Weems 63

TTCAN: a new time-triggered controller area network
G. Leen, D. Heffernan 77

Number 3

Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm
E. Martins, P. Neves, J. Fonseca 97

Improvement of energy-efficiency in off-chip caches by selective prefetching
J. Jalminger, P. Stenström 107

Interconnection scheme for continuous-media systems-on-a-chip
V. Lahtinen, K. Kuusilinna, T. Kangas, T. Hämäläinen 123

Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm
G. Papa, J. Šilc 139

Number 4

Support for broadcast communication in multicomputer networks
S. Loucif, M. Ould-Khaoua 151

Non-linear spatial warping of endoscopic images: an architectural perspective for real time applications
V. K. Asari, 161

High-performance implementation of wavelet algorithms on a standard PC
J. Niittylahti, J. Lemmetti, J. Helovuo 173

Traffic shaper: required system for an ATM microprocessor adapter
A. K. Koukos, A. F. Evangelatos 181

DRAM simulator for design and analysis of digital systems
J. Alakarhu, J. Niittylahti 189

Number 5

Linux-based experimental boundary scan environment
U. Kač, R. Sedevčič, F. Novak, A. Biasizzo 199

Design of a distributed system architecture including an automatic code generator
J. A. de Frutos, J. M. Giron-Sierra 207

Evaluation of dynamic branch predictors for modern ILP processors
N. A. Ismail, 215

Microprocessor adapter for ATM networks
A. K. Koukos, A. F. Evagelatos 233

A novel technique for eliminating iterative based computation of polarity of micro-rotations in CORDIC based sine–cosine generators
T. Srikanthan, B. Gisuthan 243

Number 6

Impact of data dependencies in real-time high performance computing
M. A. Hossain, U. Kabir, M. O. Tokhi 253

Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs)
S. Ingersoll, S. G. Ziavras 263

Bluetooth based home automation system
N. Sriskanthan, F. Tan, A. Karande 281

OPTS: increasing branch prediction accuracy under context switch
M.-S. Lee, Y.-J. Kang, J.-W. Lee, S.-R. Maeng 291

Number 7

On fault-tolerant data replication in distributed systems
F. Tenzekhti, K. Day, M. Ould-Khaoua 301

Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP
K. H. Hong, W. S. Gan, Y. K. Chong, T. F. Cheong, S. H. Tan 311

A portable recorder for long-term fetal heart rate monitoring
F. Ahmed, M. I. Ibrahimy, M. A. Mohd Ali, E. Zahedi 325

Achievement of secure Internet access to fieldbus systems
T. Sauter, C. Schwaiger 331

Number 8

Design of an optimal folding mechanism for Java processors

PII: S0141-9331(02)00091-1

L.-R. Ton, L.-C. Chang, J.-J. Shann, C.-P. Chung 341
A linear approximation based hybrid approach for binary logarithmic conversion
S. K. Lam, T. Srikanthan 353
Particle swarm optimization for task assignment problem
A. Salman, I. Ahmad, S. Al-Madani 363
Application of bus emulation techniques to the design of a PCI/MC68000 bridge
J. M. R. Corral, A. C. Balcells, G. J. Moreno, A. M. Estévez, A. L. Barranco 373
An abstract semantics tool for secure information flow of stack-based assembly programs
C. Bernardeschi, N. De Francesco, G. Lettieri 391

Numbers 9-10

Area–time issues in the VLSI implementation of self organizing map neural networks
B. Mailachalam, T. Srikanthan 399
Layered interactive convergence for distributed clock synchronization
R. Tilak, A. D. George, R. W. Todd 407
A performance perspective on the Active Memory System
W. Srisa-an, C.-T. Dan Lo, J. M. Chang 421
Design and development of an intelligent controller for a pole-balancing robot
M. J. Er, B. H. Kee, C. C. Tan 433
Real-time implementation of a dynamic fuzzy neural networks controller for a SCARA
M. J. Er, C. B. Low, K. H. Nah, M. H. Lim, S. Y. Ng 449
Component-based development of DSP software for mobile communication terminals
K. Jyrkkä, O. Silven, O. Ali-Yrkkö, R. Heidari, H. Berg 463

Author Index

Ahmad, I. 363
Ahmed, F. 325
Alakarhu, J. 189
Ali-Yrkkö, O. 463
Al-Madani, S. 363
Asari, V. K. 161

Barranco, A. L. 373
Balcells, A. C. 373
Beltran, C. 17
Berg, H. 463
Bernardeschi, C. 391
Biasizzo, A. 199

Chang, J. M. 421
Chang, L.-C. 341
Cheong, T. F. 311
Cheung, W. L. 39
Chong, Y. K. 311
Chung, C.-P. 341
Corral, J. M. R. 373

Day, K. 301
De Francesco, N. 391
de Frutos, J. A. 207
De Roest, D. 45
Dharani Kumar, K. N. 27

Er, M. J. 433, 449
Ercan, M. F. 39
Estévez, A. M. 373
Evangelatos, A. F. 181, 233

Fonseca, J. 97
Fung, Y. F. 39

Gan, W. S. 311
Gasteratos, A. 17
George, A. D. 407
Giron-Sierra, J. M. 207
Gisuthan, B. 243

Hämäläinen, T. 1, 123
Heffernan, D. 77
Heidari, R. 463
Helovuo, J. 173
Ho, T. K. 39
Hong, K. H. 311
Hossain, M. A. 253

Ibrahimy, M. I. 325
Ingersoll, S. 263
Ismail, N. A. 215

Jalminger, J. 107
Jyrkkä, K. 463

Kabir, U. 253
Kač, U. 199
Kang, Y.-J. 291
Kangas, T. 123
Karande, A. 281
Kee, B. H. 433
Kim, S.-D. 63
Koukos, A. K. 181, 233
Kuusilinna, K. 123

Lahtinen, V. 123
Lam, S. K. 353
Lappalainen, V. 1
Lee, J.-S. 63
Lee, J.-W. 291
Lee, M.-S. 291
Leen, G. 77
Lehtoranta, O. 1
Lemmetti, J. 173
Lettieri, G. 391
Lim, M. H. 449
Lo, C. T. D. 421
Loucif, S. 151
Low, C. B. 449

Maeng, S.-R. 291
Maex, K. 45
Mailachalam, B. 399
Martins, E. 97
Metta, G. 17
Milenkovic, A. 51
Milutinovic, V. 51
Mohd Ali, M. A. 325
Moreno, G. J. 373
Mustonen, J. 1
Nah, K. H. 449
Nauwelaers, B. 45
Neves, P. 97
Ng, S. Y. 449
Niittylahti, J. 173, 189
Novak, F. 199

Ould-Khaoua, M. 151, 301

Papa, G. 139
Prabhu, K. M. M. 27

Salman, A. 363
Sandini, G. 17
Sauter, T. 331
Schwaiger, C. 331
Sedevčič, R. 199
Shann, J.-J. 341
Šilc, J. 139
Silven, O. 463
Sommen, P. C. W. 27
Srikanthan, T. 243, 353, 399
Srisa-an, W. 421
Sriskanthan, N. 281
Stenström, P. 107

Tan, C. C. 433
Tan, F. 281
Tan, S. H. 311
Tenzekhti, F. 301
Tilak, R. 407
Todd, R. W. 407
Tokhi, M. O. 253
Ton, L.-R. 341

Vandenberghe, S. 45

Weems, C. 63

Ymeri, H. 45

Zahedi, E. 325
Ziavras, S. G. 263

Keyword Index

Abstract interpretation
An abstract semantics tool for secure information flow of stack-based assembly programs 391
Active vibration control
Impact of data dependencies in real-time high performance computing 253
Active vision
PRONTO: a system for mobile robot navigation via CAD-model guidance 17
Adaptive control
Real-time implementation of a dynamic fuzzy neural networks controller for a SCARA 449
Algorithms for real-time control
Real-time implementation of a dynamic fuzzy neural networks controller for a SCARA 449
Architecture
Component-based development of DSP software for mobile communication terminals 463
ATM connection identification and classification
Microprocessor adapter for ATM networks 233

ATM header error control
Microprocessor adapter for ATM networks 233
ATM microprocessor adapter
Microprocessor adapter for ATM networks 233
Traffic shaper: required system for an ATM microprocessor adapter 181
ATM network
Microprocessor adapter for ATM networks 233
ATM traffic shaper
Microprocessor adapter for ATM networks 233
ATM traffic shaping mechanism
Traffic shaper: required system for an ATM microprocessor adapter 181
ATM transmitter and receiver
Microprocessor adapter for ATM networks 233
Automatic circuit design
Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm 139
Automatic code generator
Design of a distributed system architecture including an automatic code generator 207
Automotive networks
TTCAN: a new time-triggered controller area network 77

Binary logarithmic conversion
A linear approximation based hybrid approach for binary logarithmic conversion 353
Bluetooth technology
Bluetooth based home automation system 281
Boundary scan controller
Linux-based experimental boundary scan environment 199
Branch prediction
OPTS: increasing branch prediction accuracy under context switch 291
Branch predictor
Evaluation of dynamic branch predictors for modern ILP processors 215
Bridge
Application of bus emulation techniques to the design of a PCI/MC68000 bridge 373
Broadcast communication
Support for broadcast communication in multicomputer networks 151
Bus emulation
Application of bus emulation techniques to the design of a PCI/MC68000 bridge 373

Cache architecture
Performance analysis of a selectively compressed memory system 63
Cache coherence protocols
A performance evaluation of cache injection in bus-based shared memory multiprocessors 51
Caches
Improvement of energy-efficiency in off-chip caches by selective prefetching 107
Clock synchronization
Layered interactive convergence for distributed clock synchronization 407
Cluster computing
Layered interactive convergence for distributed clock synchronization 407
Code excited linear prediction
A 6.7 kbps vector sum excited linear prediction on TMS320C54X digital signal processor 27
Comparative analysis
On fault-tolerant data replication in distributed systems 301
Component software
Component-based development of DSP software for mobile communication terminals 463
Compressed memory system
Performance analysis of a selectively compressed memory system 63
Compression algorithm
Performance analysis of a selectively compressed memory system 63
Computer aided design
PRONTO: a system for mobile robot navigation via CAD-model guidance 17
Computer arithmetic
A linear approximation based hybrid approach for binary logarithmic conversion 353
Content addressable memories
Area–time issues in the VLSI implementation of self organizing map neural networks 399
Context switch
OPTS: increasing branch prediction accuracy under context switch 291
Convergence
Layered interactive convergence for distributed clock synchronization 407
Co-ordinate rotation digital computer
A novel technique for eliminating iterative based computation of polarity of micro-rotations in CORDIC based sine–cosine generators 243
Coprocessors
Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm 97

Data dependency
Impact of data dependencies in real-time high performance computing 253
Data forwarding
A performance evaluation of cache injection in bus-based shared memory multiprocessors 51
Dataflow computation
Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs) 263
Digital signal processor
A 6.7 kbps vector sum excited linear prediction on TMS320C54X digital signal processor 27
Digital systems
Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm 97
Direct memory access
Application of bus emulation techniques to the design of a PCI/MC68000 bridge 373
Distributed series inductance and resistance
A CAD-oriented analytical model for frequency-dependent series resistance and inductance of microstrip on-chip interconnect on silicon substrate 45
Distributed systems
Design of a distributed system architecture including an automatic code generator 207
On fault-tolerant data replication in distributed systems 301
PRONTO: a system for mobile robot navigation via CAD-model guidance 17
DRAM
DRAM simulator for design and analysis of digital systems 189
DSP
Component-based development of DSP software for mobile communication terminals 463
Parallel implementation of video encoder on quad DSP system 1
Dynamic data replication
On fault-tolerant data replication in distributed systems 301

Effective rate
Traffic shaper: required system for an ATM microprocessor adapter 181
Embedded system(s)
A performance perspective on the Active Memory System 421
Application of bus emulation techniques to the design of a PCI/MC68000 bridge 373
Endoscopic images
Non-linear spatial warping of endoscopic images: an architectural perspective for real time applications 161
Energy-delay
Improvement of energy-efficiency in off-chip caches by selective prefetching 107
Energy-efficiency
Improvement of energy-efficiency in off-chip caches by selective prefetching 107
EPOC folding model
Design of an optimal folding mechanism for Java processors 341
Evolutionary computation
Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm 139

Fault tolerance
Layered interactive convergence for distributed clock synchronization 407
On fault-tolerant data replication in distributed systems 301
Fetal electrocardiogram
A portable recorder for long-term fetal heart rate monitoring 325
Fetal heart rate
A portable recorder for long-term fetal heart rate monitoring 325
Fetal monitoring
A portable recorder for long-term fetal heart rate monitoring 325
Fieldbus(es)
Achievement of secure Internet access to fieldbus systems 331
Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm 97
Design of a distributed system

architecture including an automatic code generator 207
Field-programmable gate arrays
Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs) 263
Finite difference method
Impact of data dependencies in real-time high performance computing 253
Formal verification
An abstract semantics tool for secure information flow of stack-based assembly programs 391
Fuzzy inference system
Design and development of an intelligent controller for a pole-balancing robot 433
Fuzzy systems
Real-time implementation of a dynamic fuzzy neural networks controller for a SCARA 449

Gateway
Achievement of secure Internet access to fieldbus systems 331

H.263
Parallel implementation of video encoder on quad DSP system 1
Hardware support for garbage collection
A performance perspective on the Active Memory System 421
High-level synthesis
Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm 139
High performance computing
Impact of data dependencies in real-time high performance computing 253
Home automation
Bluetooth based home automation system 281
Hypergraphs
Support for broadcast communication in multicomputer networks 151
Hypermeshes
Support for broadcast communication in multicomputer networks 151

IEEE 1149.1
Linux-based experimental boundary scan environment 199
Instruction level parallelism
A parallel solution to linear systems 39
Intellectual property
Interconnection scheme for continuous-media systems-on-a-chip 123
Intelligent memories
Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs) 263
Interactive convergence
Layered interactive convergence for distributed clock synchronization 407
Interconnection networks
Support for broadcast communication in multicomputer networks 151
Interconnection
Interconnection scheme for continuous-media systems-on-a-chip 123
Internet
Achievement of secure Internet access to fieldbus systems 331

Java
A performance perspective on the Active Memory System 421
Java processor
Design of an optimal folding mechanism for Java processors 341
Java Virtual Machine
Design of an optimal folding mechanism for Java processors 341

***k*-ary *n*-cubes**
Support for broadcast communication in multicomputer networks 151

Linear approximation
A linear approximation based hybrid approach for binary logarithmic conversion 353
Linear predictive coding
A 6.7 kbps vector sum excited linear prediction on TMS320C54X digital signal processor 27
Linux device driver
Linux-based experimental boundary scan environment 199
LU decomposition
A parallel solution to linear systems 39

Magnetic potential
A CAD-oriented analytical model for frequency-dependent series resistance and inductance of microstrip on-chip interconnect on silicon substrate 45
Manipulators
Real-time implementation of a dynamic fuzzy neural networks controller for a SCARA 449
Mark-sweep garbage collection
A performance perspective on the Active Memory System 421
Memory latency
A performance evaluation of cache injection in bus-based shared memory multiprocessors 51
Memory management
Impact of data dependencies in real-time high performance computing 253
Memory performance analysis
Performance analysis of a selectively compressed memory system 63
Memory system
DRAM simulator for design and analysis of digital systems 189
Micro-controller
Bluetooth based home automation system 281
Design and development of an intelligent controller for a pole-balancing robot 433
Microprocessor
OPTS: increasing branch prediction accuracy under context switch 291
Mobile communications
Component-based development of DSP software for mobile communication terminals 463
Modulo scheduling
Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP 311
Multicomputers
Support for broadcast communication in multicomputer networks 151

Neural network systems
Real-time implementation of a dynamic fuzzy neural networks controller for a SCARA 449

On-chip interconnect
A CAD-oriented analytical model for frequency-dependent series resistance and inductance of microstrip on-chip interconnect on silicon substrate 45
On-line data compression
Performance analysis of a selectively compressed memory system 63
Open software
Component-based development of DSP software for mobile communication terminals 463

Parallel algorithms
A parallel solution to linear systems 39
Parallel architectures
Parallel implementation of video encoder on quad DSP system 1
Particle swarm optimization
Particle swarm optimization for task assignment problem 363
PCI
Application of bus emulation techniques to the design of a PCI/MC68000 bridge 373
Pentium
High-performance implementation of wavelet algorithms on a standard PC 173
Performance comparison
Support for broadcast communication in multicomputer networks 151
Performance evaluation
DRAM simulator for design and analysis of digital systems 189
Improvement of energy-efficiency in off-chip caches by selective prefetching 107
POC folding model
Design of an optimal folding mechanism for Java processors 341
Pole-balancing robot
Design and development of an intelligent controller for a pole-balancing robot 433
Polynomial mapping
Non-linear spatial warping of endoscopic images: an architectural perspective for real time applications 161
Portable
A portable recorder for long-term fetal heart rate monitoring 325
Prefetching
Improvement of energy-efficiency in off-chip caches by selective prefetching 107
Preventive flow control
Traffic shaper: required system for an ATM microprocessor adapter 181
Private caches
A performance evaluation of cache injection in bus-based shared memory multiprocessors 51
Processor performance
Evaluation of dynamic branch predictors for modern ILP processors 215
Prototyping
Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs) 263

Rapid prototyping
Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP 311

Real-time
TTCAN: a new time-triggered controller area network 77
Real-time control
Impact of data dependencies in real-time high performance computing 253
Real-time message scheduling
Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm 97
Real-time systems
A performance perspective on the Active Memory System 421
Real-time workshop
Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP 311
Robot navigation
PRONTO: a system for mobile robot navigation via CAD-model guidance 17

Scalable cache-coherent shared memory multiprocessors
A performance evaluation of cache injection in bus-based shared memory multiprocessors 51
Scheduling and allocation
Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm 139
Secure information flow
An abstract semantics tool for secure information flow of stack-based assembly programs 391
Security
Achievement of secure Internet access to fieldbus systems 331
Self organizing map neural networks
Area–time issues in the VLSI implementation of self organizing map neural networks 399
Signal processing algorithms
High-performance implementation of wavelet algorithms on a standard PC 173
Signed-digit pre-computation
A novel technique for eliminating iterative based computation of polarity of micro-rotations in CORDIC based sine–cosine generators 243
Silicon semiconducting substrate
A CAD-oriented analytical model for frequency-dependent series resistance and inductance of microstrip on-chip interconnect on silicon substrate 45
SIMD
High-performance implementation of wavelet algorithms on a standard PC 173
Simulation
DRAM simulator for design and analysis of digital systems 189
Simulink
Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP 311
Sine–cosine generator
A novel technique for eliminating iterative based computation of polarity of micro-rotations in CORDIC based sine–cosine generators 243
Smart cards
Achievement of secure Internet access to fieldbus systems 331
Snooping
A performance evaluation of cache injection in bus-based shared memory multiprocessors 51
Software implementation
High-performance implementation of wavelet algorithms on a standard PC 173
Software-controlled cache prefetching
A performance evaluation of cache injection in bus-based shared memory multiprocessors 51
Spatial warping
Non-linear spatial warping of endoscopic images: an architectural perspective for real time applications 161
Speculative execution
Evaluation of dynamic branch predictors for modern ILP processors 215
Split Decomposition Algorithm
A novel technique for eliminating iterative based computation of polarity of micro-rotations in CORDIC based sine–cosine generators 243
Stack based assembly code
An abstract semantics tool for secure information flow of stack-based assembly programs 391
Stack operations folding
Design of an optimal folding mechanism for Java processors 341
Superscalar
Evaluation of dynamic branch predictors for modern ILP processors 215
System-on-a-chip
Interconnection scheme for continuous-media systems-on-a-chip 123

Task assignment problem
Particle swarm optimization for task assignment problem 363
Task interaction graph
Particle swarm optimization for task assignment problem 363
Time-triggered
TTCAN: a new time-triggered controller area network 77
Time-triggered controller area network
TTCAN: a new time-triggered controller area network 77
TMS320C6201
Parallel implementation of video encoder on quad DSP system 1
TMS320C6x
Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP 311

Vector quantization
Area–time issues in the VLSI implementation of self organizing map neural networks 399
Vector sum excited linear prediction
A 6.7 kbps vector sum excited linear prediction on TMS320C54X digital signal processor 27
Video coding
Parallel implementation of video encoder on quad DSP system 1
Virtual component interface
Interconnection scheme for continuous-media systems-on-a-chip 123

Wavelet
High-performance implementation of wavelet algorithms on a standard PC 173
Wireless network
Bluetooth based home automation system 281